1) Enter a single keyword, phrase, or Boolean expression.
Example: acoustic imaging (means the phrase acoustic imaging plus any stem variations)
2) Limit your search by using search operators and field codes, if desired.
Example: optical <and> (fiber <or> fibre) <in> ti
3) Limit the results by selecting Search Options.
4) Click Search. See Search Examples

```
(test* or verif* or confirm*
or check*) <paragraph>
(partition* <sentence>
processor*) <paragraph>
```

Start Search Clear

Note: This function returns plural and suffixed forms of the keyword(s).

Search operators: <and> <or> <not> <in> More

Field codes: au (author), ti (title), ab (abstract), jn (publication name), de (index term) More

Search Options:

Select publication types:
- ☑ IEEE Journals
- ☑ IEE Journals
- ☑ IEEE Conference proceed
- ☑ IEE Conference proceedir
- ☑ IEEE Standards

Select years to search:
From year: All to Pr

Organize search results by
Sort by: Relevance
In: Descending order
List 15 Results per page

Terms used **partition processors whole full integer complete** Found **22** of **124,998**

Sort results by relevance Save results to a Binder Try an Advanced Search

Display results expanded form Search Tips Try this search in The ACM Guide

Open results in a new window

Results 1 - 20 of 22 Result page: **1** 2 next

Relevance scale

1 Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

Jack L. Lo, Joel S. Emer, Henry M. Levy, Rebecca L. Stamm, Dean M. Tullsen, S. J. Eggers
August 1997 **ACM Transactions on Computer Systems (TOCS)**, Volume 15 Issue 3

Full text available: pdf(526.39 KB) Additional Information: full citation, abstract, references, citings, index terms, review

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a single program in a single cycle. Multiprocessors (MP) exploit TLP by executing different threads in parallel on different processors. Unfortunately, both parallel processing styles statically partition processor resources, thus preventing t ...

Keywords: cache interference, instruction-level parallelism, multiprocessors, multithreading, simultaneous multithreading, thread-level parallelism

2 A new guaranteed heuristic for the software pipelining problem

Pierre-Yves Calland, Alain Darte, Yves Robert
January 1996 **Proceedings of the 10th international conference on Supercomputing**

Full text available: pdf(892.93 KB) Additional Information: full citation, references, index terms

Keywords: circuit retiming, cyclic scheduling, guaranteed heuristic, list scheduling, software pipelining

3 AlphaSort: a RISC machine sort

Chris Nyberg, Tom Barclay, Zarka Cvetanovic, Jim Gray, Dave Lomet
May 1994 **ACM SIGMOD Record , Proceedings of the 1994 ACM SIGMOD international conference on Management of data**, Volume 23 Issue 2

Full text available: pdf(1.17 MB) Additional Information: full citation, abstract, references, citings, index terms

A new sort algorithm, called AlphaSort, demonstrates that commodity processors and disks can handle commercial batch workloads. Using Alpha AXP processors, commodity memory,

and arrays of SCSI disks, AlphaSort runs the industry-standard sort benchmark in seven seconds. This beats the best published record on a 32-cpu 32-disk Hypercube by 8:1. On another benchmark, AlphaSort sorted more than a gigabyte in a minute.AlphaSort is a cache-sensitive memory-intensive sort algorithm. It ...

4 Special system-oriented section: the best of SIGMOD '94: AlphaSort: a cache-sensitive parallel external sort

Chris Nyberg, Tom Barclay, Zarka Cvetanovic, Jim Gray, Dave Lomet

October 1995 **The VLDB Journal — The International Journal on Very Large Data Bases**, Volume 4 Issue 4

Full text available: pdf(1.37 MB) Additional Information: full citation, abstract, references, citings

A new sort algorithm, called AlphaSort, demonstrates that commodity processors and disks can handle commercial batch workloads. Using commodity processors, memory, and arrays of SCSI disks, AlphaSort runs the industry-standard sort benchmark in seven seconds. This beats the best published record on a 32-CPU 32-disk Hypercube by 8:1. On another benchmark, AlphaSort sorted more than a gigabyte in one minute. AlphaSort is a cache-sensitive, memory-intensive sort algorithm. We argue that modern arch ...

Keywords: Alpha, Dec 7000, cache, disk, memory, parallel, sort, striping

5 Adaptive two-level thread management for fast MPI execution on shared memory machines

Kai Shen, Hong Tang, Tao Yang

January 1999 **Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM)**

Full text available: pdf(152.63 KB) Additional Information: full citation, references, citings, index terms

6 Implementation of a parallel unstructured Euler solver on shared and distributed memory architectures

D. J. Mavriplis, R. Das, R. E. Vermeland, J. Saltz

December 1992 **Proceedings of the 1992 ACM/IEEE conference on Supercomputing**

Full text available: pdf(1.55 MB) Additional Information: full citation, references, citings, index terms

7 GI-cube: an architecture for volumetric global illumination and rendering

Frank Dachille, Arie Kaufman

August 2000 **Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware**

Full text available: pdf(650.91 KB) Additional Information: full citation, abstract, references, citings, index terms

The power and utility of volume rendering is increased by global illumination. We present a hardware architecture, GI-Cube, designed to accelerate volume rendering, empower volumetric global illumination, and enable a host of ray-based volumetric processing. The algorithm reorders ray processing based on a partitioning of the volume. A cache enables efficient processing of coherent rays within a hardware pipeline. We study the flexibility and performance of this new architecture using both ...

Keywords: hardware accelerator, volume processing, volume rendering, volumetric global illumination, volumetric ray tracing

8 A compilation-based software estimation scheme for hardware/software co-simulation
Marcello Lajolo, Mihai Lazarescu, Alberto Sangiovanni-Vincentelli
March 1999 **Proceedings of the seventh international workshop on Hardware/software codesign**
Full text available: pdf(437.23 KB) Additional Information: full citation, references, citings, index terms

Keywords: compilation, delay modeling, software estimation

9 Application restructuring and performance portability on shared virtual memory and hardware-coherent multiprocessors
Dongming Jiang, Hongzhang Shan, Jaswinder Pal Singh
June 1997 **ACM SIGPLAN Notices , Proceedings of the sixth ACM SIGPLAN symposium on Principles and practice of parallel programming**, Volume 32 Issue 7
Full text available: pdf(1.59 MB) Additional Information: full citation, abstract, references, citings, index terms

The performance portability of parallel programs across a wide range of emerging coherent shared address space systems is not well understood. Programs that run well on efficient, hardware cache-coherent systems often do not perform well on less optimal or more commodity-based communication architectures. This paper studies this issue of performance portability, with the commodity communication architecture of interest being page-grained shared virtual memory. We begin with applications that per ...

10 Compile/run-time support for threaded MPI execution on multiprogrammed shared memory machines
Hong Tang, Kai Shen, Tao Yang
May 1999 **ACM SIGPLAN Notices , Proceedings of the seventh ACM SIGPLAN symposium on Principles and practice of parallel programming**, Volume 34 Issue 8
Full text available: pdf(1.54 MB) Additional Information: full citation, abstract, references, citings, index terms

MPI is a message-passing standard widely used for developing high-performance parallel applications. Because of the restriction in the MPI computation model, conventional implementations on shared memory machines map each MPI node to an OS process, which suffers serious performance degradation in the presence of multiprogramming, especially when a space/time sharing policy is employed in OS job scheduling. In this paper, we study compile-time and run-time support for MPI by using threads and dem ...

11 The Totem multiple-ring ordering and topology maintenance protocol
D. A. Agarwal, L. E. Moser, P. M. Melliar-Smith, R. K. Budhia
May 1998 **ACM Transactions on Computer Systems (TOCS)**, Volume 16 Issue 2
Full text available: pdf(367.16 KB) Additional Information: full citation, abstract, references, citings, index terms, review

The Totem multiple-ring protocol provides reliable totally ordered delivery of messages across multiple local-area networks interconnected by gateways. This consistent message order is maintained in the presence of network partitioning and remerging, and of processor failure and recovery. The protocol provides accurate topology change information as part of the global total order of messages. It addresses the issue of scalability and achieves a latency that increases logarithmically with ...

Keywords: Lamport timestamp, network partitioning, reliable delivery, topology maintenance, total ordering, virtual synchrony

12 A flexible operation execution model for shared distributed objects
Saniya Ben Hassen, Irina Athanasiu, Henri E. Bal
October 1996 **ACM SIGPLAN Notices , Proceedings of the 11th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications**, Volume 31 Issue 10

Full text available: pdf(2.30 MB) Additional Information: full citation, abstract, references, citings, index terms

Many parallel and distributed programming models are based on some form of shared objects, which may be represented in various ways (e.g., single-copy, replicated, and partitioned objects). Also, many different operation *execution strategies* have been designed for each representation. In programming systems that use multiple representations integrated in a single object model, one way to provide multiple execution strategies is to implement each strategy independently from the others. How ...

13 Session 4: communications libraries: SLICC: a low latency interface for collective communications
Allan D. Knies, William J. Harrod, F. Ray Barriuso, George B. Adams
November 1994 **Proceedings of the 1994 ACM/IEEE conference on Supercomputing**

Full text available: pdf(658.77 KB) Additional Information: full citation, abstract, references

Several recent parallel computers have implemented logically shared, physically distributed memory systems which allow processors to directly access memory in other processors without interrupting the referenced PE. Because this kind of architecture provides greater flexibility for interprocessor communications than private address space computers, different software models can be developed to take advantage of these machines. In this paper, we describe a low-level collective communications inte ...

14 Generalized FLP impossibility result for t-resilient asynchronous computations
Elizabeth Borowsky, Eli Gafni
June 1993 **Proceedings of the twenty-fifth annual ACM symposium on Theory of computing**

Full text available: pdf(980.66 KB) Additional Information: full citation, references, citings, index terms

15 High performance data mining (tutorial PM-3)
Vipin Kumar, Mohammed Zaki
August 2000 **Tutorial notes of the sixth ACM SIGKDD international conference on Knowledge discovery and data mining**

Full text available: pdf(8.06 MB) Additional Information: full citation, references, index terms

16 High performance synchronization algorithms for multiprogrammed multiprocessors
Robert W. Wisniewski, Leonidas I. Kontothanassis, Michael L. Scott
August 1995 **ACM SIGPLAN Notices , Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming**, Volume 30 Issue 8

Full text available: pdf(915.40 KB) Additional Information: full citation, abstract, references, citings, index terms

Scalable busy-wait synchronization algorithms are essential for achieving good parallel program performance on large scale multiprocessors. Such algorithms include mutual exclusion locks, reader-writer locks, and barrier synchronization. Unfortunately, scalable synchronization algorithms are particularly sensitive to the effects of multiprogramming:

their performance degrades sharply when processors are shared among different applications, or even among processes of the same application. In ...

17 Communication and computation performance of the CM-5
T. T. Kwan, B. K. Totty, D. A. Reed
December 1993 **Proceedings of the 1993 ACM/IEEE conference on Supercomputing**
Full text available: pdf(810.49 KB) Additional Information: full citation, references, citings, index terms

18 An execution model for distributed object-oriented computation
Edward H. Bensley, Thomas J. Brando, Myra Jean Prelle
January 1988 **ACM SIGPLAN Notices , Conference proceedings on Object-oriented programming systems, languages and applications**, Volume 23 Issue 11
Full text available: pdf(786.18 KB) Additional Information: full citation, abstract, references, citings, index terms

This paper describes an execution model being developed for distributed object-oriented in a message-passing multiple-instruction/multiple-data-stream (MIMD) environment. The objective is to execute an object-oriented program as concurrently as possible. Some opportunities for concurrency can be identified explicitly by the programmer. Others can be identified at compile time. There are some opportunities for concurrency, however, that can only be discovered at runtime because they are data ...

19 Totem: a fault-tolerant multicast group communication system
L. E. Moser, P. M. Melliar-Smith, D. A. Agarwal, R. K. Budhia, C. A. Lingley-Papadopoulos
April 1996 **Communications of the ACM**, Volume 39 Issue 4
Full text available: pdf(342.07 KB) Additional Information: full citation, references, citings, index terms, review

20 Model refinement for hardware-software codesign
Jie Gong, Daniel D. Gajski, Smita Bakshi
January 1997 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 2 Issue 1
Full text available: pdf(436.53 KB) Additional Information: full citation, abstract, references, index terms, review

Hardware-software codesign, which implements a given specification with a set of system components such as ASICs and processors, includes several key tasks such as system component allocation, functional partitioning, quality metrics estimation, and model refinement. In this work, we focus on the model refinement task which transforms a specification from an original functional model to a refined implementation model. First, we categorize several commonly used implementation models and desc ...

Keywords: functional model, implementation model, model refinement, sofware-hardware codesign

Terms used **partition processors test whole full integer complete**

Found **14** of **124,998**

Sort results by relevance
Display results expanded form
Save results to a Binder
Search Tips
Open results in a new window

Try an Advanced Search
Try this search in The ACM Guide

Results 1 - 14 of 14

Relevance scale

1 Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

Jack L. Lo, Joel S. Emer, Henry M. Levy, Rebecca L. Stamm, Dean M. Tullsen, S. J. Eggers
August 1997 **ACM Transactions on Computer Systems (TOCS)**, Volume 15 Issue 3

Full text available: pdf(526.39 KB) Additional Information: full citation, abstract, references, citings, index terms, review

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a single program in a single cycle. Multiprocessors (MP) exploit TLP by executing different threads in parallel on different processors. Unfortunately, both parallel processing styles statically partition processor resources, thus preventing t ...

Keywords: cache interference, instruction-level parallelism, multiprocessors, multithreading, simultaneous multithreading, thread-level parallelism

2 AlphaSort: a RISC machine sort

Chris Nyberg, Tom Barclay, Zarka Cvetanovic, Jim Gray, Dave Lomet
May 1994 **ACM SIGMOD Record , Proceedings of the 1994 ACM SIGMOD international conference on Management of data**, Volume 23 Issue 2

Full text available: pdf(1.17 MB) Additional Information: full citation, abstract, references, citings, index terms

A new sort algorithm, called AlphaSort, demonstrates that commodity processors and disks can handle commercial batch workloads. Using Alpha AXP processors, commodity memory, and arrays of SCSI disks, AlphaSort runs the industry-standard sort benchmark in seven seconds. This beats the best published record on a 32-cpu 32-disk Hypercube by 8:1. On another benchmark, AlphaSort sorted more than a gigabyte in a minute.AlphaSort is a cache-sensitive memory-intensive sort algorithm. It ...

3 GI-cube: an architecture for volumetric global illumination and rendering

Frank Dachille, Arie Kaufman
August 2000 **Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware**

Full text available: Additional Information: full citation, abstract, references, citings, index

pdf(650.91 KB) terms

The power and utility of volume rendering is increased by global illumination. We present a hardware architecture, GI-Cube, designed to accelerate volume rendering, empower volumetric global illumination, and enable a host of ray-based volumetric processing. The algorithm reorders ray processing based on a partitioning of the volume. A cache enables efficient processing of coherent rays within a hardware pipeline. We study the flexibility and performance of this new architecture using both ...

Keywords: hardware accelerator, volume processing, volume rendering, volumetric global illumination, volumetric ray tracing

4 Special system-oriented section: the best of SIGMOD '94: AlphaSort: a cache-sensitive parallel external sort

Chris Nyberg, Tom Barclay, Zarka Cvetanovic, Jim Gray, Dave Lomet

October 1995 **The VLDB Journal — The International Journal on Very Large Data Bases**, Volume 4 Issue 4

Full text available: pdf(1.37 MB) Additional Information: full citation, abstract, references, citings

A new sort algorithm, called AlphaSort, demonstrates that commodity processors and disks can handle commercial batch workloads. Using commodity processors, memory, and arrays of SCSI disks, AlphaSort runs the industry-standard sort benchmark in seven seconds. This beats the best published record on a 32-CPU 32-disk Hypercube by 8:1. On another benchmark, AlphaSort sorted more than a gigabyte in one minute. AlphaSort is a cache-sensitive, memory-intensive sort algorithm. We argue that modern arch ...

Keywords: Alpha, Dec 7000, cache, disk, memory, parallel, sort, striping

5 Adaptive two-level thread management for fast MPI execution on shared memory machines

Kai Shen, Hong Tang, Tao Yang

January 1999 **Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM)**

Full text available: pdf(152.63 KB) Additional Information: full citation, references, citings, index terms

6 Compile/run-time support for threaded MPI execution on multiprogrammed shared memory machines

Hong Tang, Kai Shen, Tao Yang

May 1999 **ACM SIGPLAN Notices , Proceedings of the seventh ACM SIGPLAN symposium on Principles and practice of parallel programming**, Volume 34 Issue 8

Full text available: pdf(1.54 MB) Additional Information: full citation, abstract, references, citings, index terms

MPI is a message-passing standard widely used for developing high-performance parallel applications. Because of the restriction in the MPI computation model, conventional implementations on shared memory machines map each MPI node to an OS process, which suffers serious performance degradation in the presence of multiprogramming, especially when a space/time sharing policy is employed in OS job scheduling. In this paper, we study compile-time and run-time support for MPI by using threads and dem ...

7 Generalized FLP impossibility result for t-resilient asynchronous computations

Elizabeth Borowsky, Eli Gafni

June 1993 **Proceedings of the twenty-fifth annual ACM symposium on Theory of computing**
Full text available: pdf(980.66 KB) Additional Information: full citation, references, citings, index terms

8 Communication and computation performance of the CM-5
T. T. Kwan, B. K. Totty, D. A. Reed
December 1993 **Proceedings of the 1993 ACM/IEEE conference on Supercomputing**
Full text available: pdf(810.49 KB) Additional Information: full citation, references, citings, index terms

9 High performance synchronization algorithms for multiprogrammed multiprocessors
Robert W. Wisniewski, Leonidas I. Kontothanassis, Michael L. Scott
August 1995 **ACM SIGPLAN Notices , Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming**, Volume 30 Issue 8
Full text available: pdf(915.40 KB) Additional Information: full citation, abstract, references, citings, index terms

Scalable busy-wait synchronization algorithms are essential for achieving good parallel program performance on large scale multiprocessors. Such algorithms include mutual exclusion locks, reader-writer locks, and barrier synchronization. Unfortunately, scalable synchronization algorithms are particularly sensitive to the effects of multiprogramming: their performance degrades sharply when processors are shared among different applications, or even among processes of the same application. In ...

10 A flexible operation execution model for shared distributed objects
Saniya Ben Hassen, Irina Athanasiu, Henri E. Bal
October 1996 **ACM SIGPLAN Notices , Proceedings of the 11th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications**, Volume 31 Issue 10
Full text available: pdf(2.30 MB) Additional Information: full citation, abstract, references, citings, index terms

Many parallel and distributed programming models are based on some form of shared objects, which may be represented in various ways (e.g., single-copy, replicated, and partitioned objects). Also, many different operation *execution strategies* have been designed for each representation. In programming systems that use multiple representations integrated in a single object model, one way to provide multiple execution strategies is to implement each strategy independently from the others. How ...

11 High performance data mining (tutorial PM-3)
Vipin Kumar, Mohammed Zaki
August 2000 **Tutorial notes of the sixth ACM SIGKDD international conference on Knowledge discovery and data mining**
Full text available: pdf(8.06 MB) Additional Information: full citation, references, index terms

12 Model refinement for hardware-software codesign
Jie Gong, Daniel D. Gajski, Smita Bakshi
January 1997 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 2 Issue 1
Full text available: pdf(436.53 KB) Additional Information: full citation, abstract, references, index terms, review

Hardware-software codesign, which implements a given specification with a set of system components such as ASICs and processors, includes several key tasks such as system component allocation, functional partitioning, quality metrics estimation, and model refinement. In this work, we focus on the model refinement task which transforms a specification from an original functional model to a refined implementation model. First, we categorize several commonly used implementation models and desc ...

Keywords: functional model, implementation model, model refinement, sofware-hardware codesign

13 An execution model for distributed object-oriented computation

Edward H. Bensley, Thomas J. Brando, Myra Jean Prelle

January 1988 **ACM SIGPLAN Notices , Conference proceedings on Object-oriented programming systems, languages and applications**, Volume 23 Issue 11

Full text available: pdf(786.18 KB) Additional Information: full citation, abstract, references, citings, index terms

This paper describes an execution model being developed for distributed object-oriented in a message-passing multiple-instruction/multiple-data-stream (MIMD) environment. The objective is to execute an object-oriented program as concurrently as possible. Some opportunities for concurrency can be identified explicitly by the programmer. Others can be identified at compile time. There are some opportunities for concurrency, however, that can only be discovered at runtime because they are data ...

14 Functional divisions in the Piglet multiprocessor operating system

Steve Muir, Jonathan Smith

September 1998 **Proceedings of the 8th ACM SIGOPS European workshop on Support for composing distributed applications**

Full text available: pdf(593.67 KB) Additional Information: full citation, index terms

Results 1 - 14 of 14

Searched the web for **(test OR check) ("partition processor" OR "partition processors") (whole OR full OR c**

EE Times - The five facets of SoC design complexity
... A **full** range of debug and analysis tools ... issues like the hardware-software **partition**, **processor** choice, bus ... can be exported as a **complete** program, compiled ...
www.eetimes.com/design_library/da/soc/OEG20021219S0028 - 43k - Cached - Similar pages

[PDF] Writing EFI Writing EFI Manufacturing tests Manufacturing tests
File Format: PDF/Adobe Acrobat
... EFI API EFI API OS PARTITION EFI OS Loader EFI SYSTEM **PARTITION PROCESSOR** ABSTRACTION LAYER ... BIOS calls BIOS calls z z DOS tests can not **test** Itanium platform ...
www.linuxfactory.it/documenti/efi/ writing_efi_manuf_tests.pdf - Similar pages

[PDF] Acrobat Distiller, Job 2
File Format: PDF/Adobe Acrobat - View as HTML
... Recovery Service Production and **test** systems Maximize I ... units: Number of **partition processors**: Partial Processors ... Avail) / 1000 (1 **partition processor**) = .50 or ...
www.common-d.de/pdf/iS-Server-Consolodation.pdf - Similar pages

[PDF] Parallel netCDF: A Scientific High-Performance I/O Interface
File Format: PDF/Adobe Acrobat - View as HTML
... YX Partition ZY Partition ZX **Partition Processor** 7 Processor ... parison purpose, we prepared the same **test** using the ... single processor reads/writes the **whole** array ...
www-unix.mcs.anl.gov/hpio/papers/parallel-netcdf.pdf - Similar pages

[PS] Communication and Computation Performance of the CM-5
File Format: Adobe PostScript - View as Text
... representative of the performance of the **full** version of ... 1: 16 Node CM-5 **Partition processor's** access to ... 8. Spatial Locality This **test** measures the performance ...
www-pablo.cs.uiuc.edu/Publications/Papers/ CommunicationandComputationPerformanceoftheCM-5.ps.gz - Similar pages

Moving To Wintel Big Iron - Computerworld
... The ability to **partition processors** makes the system scalable, Bell adds ... **Test, Test, Test**. ... Reproduction in **whole** or in part in any form or medium without express ...
www.computerworld.com/softwaretopics/os/ windows/story/0,10801,65547,00.html - 60k - Dec 12, 2003 - Cached - Similar pages

[PDF] arXiv:cs.DC/0306048 v1 11 Jun 2003
File Format: PDF/Adobe Acrobat - View as HTML
... large contiguous data as a **whole**, thereby preserving ... YX Partition ZY Partition ZX **Partition Processor** 7 Processor ... Scalability Analysis We wrote a **test** code (in ...
arxiv.org/pdf/cs.DC/0306048 - Similar pages

[PDF] Carly Fiorina

File Format: PDF/Adobe Acrobat - View as HTML
... 40 and 60 per cent of **full** capacity ... Additionally, **partition processor** allocation can be dynamically configured during ... for example, when we wanted to **test** an SAP ...
www.hp.com/products1/unix/operating/manageability/ partitions/library/vPar-Refrence-Story.pdf - Similar pages

[PDF] RALPAR - RAL Mesh Partitioning Program Version 2.0
File Format: PDF/Adobe Acrobat - View as HTML
... is available to partition the **complete** mesh ... option> is BRIEF or **FULL** All the ... example syntax partition produces **Partition [Processors=<integer>]** [,Method=<choice ...
www.mathsoft.cse.clrc.ac.uk/ralpar/ docs/userguide/ralpar2.pdf - Similar pages

isdmag.com Special Section
... might handle extremely long jobs--such as **test** sets for ... system in the compute ranch can **check** out ... At one time, designers could **partition processor** designs into ...
www.eedesign.com/editorial/1999/ranch9908.html - 58k - Dec 12, 2003 - Cached - Similar pages

Gooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

Google™ Advanced Search Preferences Language Tools Search Tips
LPAR (test OR check) ("partition | Google Search

"integer" (and any subsequent words) was ignored because we limit queries to 10 words.

Web · Images · Groups · Directory · News ·
Searched the web for **LPAR (test OR check) ("partition processor" OR "partition processors") (whole OR fu**

[PDF] **LPAR** œ Logical Partitioning on iSeries Common Jahreskonferenz œ ...
File Format: PDF/Adobe Acrobat - View as HTML
... Beginning with V4R5, the **check** will be performed across ... The Details Shared Processor
Pools V5R2 **LPAR** œ The ... 8 = 8MS/1 = 8MS per **partition processor** 10ms 10ms ...
www.common-d.de/bad-honnef/ho-pdf/195_os_400.pdf - Similar pages

[PDF] Acrobat Distiller, Job 2
File Format: PDF/Adobe Acrobat - View as HTML
... CPW Avail) / 2000 (CPW /2 **partition processor**) = .25 or 25 ... iSeries IBM server Managing **LPAR** through Operations ... Partition Order Entry **Test** Business Intelligence ...
www.common-d.de/pdf/iS-Server-Consolodation.pdf - Similar pages
[More results from www.common-d.de]

[PDF] iSeries CUoD Planning Guide
File Format: PDF/Adobe Acrobat - View as HTML
... slightly more 5250 capacity than the **partition's processor** capacity (Note: **LPAR** would not ... Permanent: **Check** the field at offset 0x38, to determine how ...
www.ibm.com/servers/eserver/iseries/ ondemand/cod/pdf/guide_perm.pdf - Similar pages

[PDF] z/VM Security and Integrity
File Format: PDF/Adobe Acrobat - View as HTML
... z/VM is running in a logical **partition**) **processors** available to ... This capability can be extremely useful to **test** a guest ... z/VM is running in an **LPAR**, the logical ...
www.ibm.com/servers/eserver/zseries/ library/techpapers/pdf/gm130145.pdf - Similar pages
[More results from www.ibm.com]

[PDF] IBM AS/400 Operating System Version 4 Release 4 for e-business ...
File Format: PDF/Adobe Acrobat - View as HTML
... needs: – Logical partitioning (**LPAR**) – Client Access ... consolidation, mixed production/**test** environments, and ... **Processors**, memory, and interactive performance ...
www.recursos-as400.com/museu/pdf/v4r4.pdf - Similar pages

Intelligent Resource Director
... to meet the receiver value **test**, the next ... intervals Because adjusting logical **partition processor** weights can ... usage is understood by the **LPAR** cluster members ...
www.research.ibm.com/journal/rd/464/rooney.html - 101k - Cached - Similar pages

[PDF] Intelligent Resource Director
File Format: PDF/Adobe Acrobat - View as HTML
... allow for dynamic adjustment of logical **partition processor** weights ... relevant to WLM involvement in IRD **LPAR** CPU management ... to pass the receiver value **test** and is ...

www.research.ibm.com/journal/rd/464/rooney.pdf - Similar pages
[More results from www.research.ibm.com]

[PDF] Certification Report
File Format: PDF/Adobe Acrobat
... certification was concluded with • the comparability **test** and • the ... the use of the machine in **LPAR** mode ... **check**-stopped - this state indicates that a physical ...
www.bsi.bund.de/zertifiz/zert/reporte/0142.pdf - Similar pages

[DOC] SRR REVIEW PROCEDURES
File Format: Microsoft Word 2000 - View as HTML
... three (3) weeks to allow the Field Security Operations SRR team to **complete** its data ... Reference: **LPAR** STIG 4.2.1.1. ... **Check** to see that a log exists and is used. ...
csrc.nist.gov/pcig/CHECKLISTS/lparcklst-v2r11jul03.doc - Similar pages

[PDF] RMF - The Latest and Greatest
File Format: PDF/Adobe Acrobat - View as HTML
... conditions is shown which were necessary to **complete** one SSCH ... TIME: 21.00.01 ACT: POR MODE: **LPAR** CPMF: EXTENDED ... delivering up to 100 MB/sec, **full**-duplex data ...
www.share.org/proceedings/sh98/data/S2555.PDF - Similar pages

Google ▶
Result Page: 1 2 **Next**

LPAR (test OR check) ("partition | Google Search | Search within results

Dissatisfied with your search results? Help us improve.

Shopping? Try Froogle - Google's product search service.

Shameless Self-Promotion

Google Home - Advertise with Us - Business Solutions - Services & Tools - Jobs, Press, & Help

Searched the web for **LPAR manual ("partition processor" OR "partition processors") (whole OR full OR co**

[PDF] Freelance Graphics - AS041-05.prz
File Format: PDF/Adobe Acrobat - View as HTML
... BEST/1 Capacity Planning Tool **Manual** (SC41-3341 ... http://www.as400.ibm.com/**lpar**/sysdesign.htm ... Create
and Add Primary Partition **Partition Processor** Memory Workload ...
www.common.be/pdffiles/13022003LPAR03.pdf - Similar pages

[PDF] Setting up a Linux Partition
File Format: PDF/Adobe Acrobat - View as HTML
... No.1 0.4 shared processor 64MB memory No direct attach I/O Linux SECONDARY No.2 0.5 shared processor 100MB memory 1 Gbit Ethernet IOA **LPAR** Validation Tool (LVT ...
www.common-d.de/pdf/Linux_Partition.pdf - Similar pages

[PDF] Acrobat Distiller, Job 2
File Format: PDF/Adobe Acrobat - View as HTML
... Up to 32 partitions **LPAR** on Selected ... processing units: Number of **partition processors**: Partial Processors ... CPW Avail) / 1000 (1 **partition processor**) = .50 or 50 ...
www.common-d.de/pdf/iS-Server-Consolodation.pdf - Similar pages

[PDF] iSeries CUoD Planning Guide
File Format: PDF/Adobe Acrobat - View as HTML
... on the control panel (key in **manual** position) 2 ... job doing 5250 OLTP processing) **LPAR** does impose ... more 5250 capacity than the **partition's processor** capacity (Note ...
www.ibm.com/servers/eserver/iseries/ ondemand/cod/pdf/guide_perm.pdf - Similar pages

[PDF] z/VM Security and Integrity
File Format: PDF/Adobe Acrobat - View as HTML
... by the machine's Logical Partitioning (**LPAR**) support to ... This **manual** also describes the z/VM facilities ... running in a logical **partition**) **processors** available to ...
www.ibm.com/servers/eserver/zseries/ library/techpapers/pdf/gm130145.pdf - Similar pages
[More results from www.ibm.com]

[PDF] Linux for iSeries Configuration
File Format: PDF/Adobe Acrobat - View as HTML
... 6 DBLINUX Number of **partition processors** . ... Press F10 to IPL the **whole** system now ... F3=Exit F10=IPL system to activate changes F12=Cancel Some **LPAR** Config Changes ...
www.comeur.org/cec2002/presentations/files/S402.pdf - Similar pages

[PDF] Certification Report
File Format: PDF/Adobe Acrobat
... Information Technology Security Evaluation **Manual** (ITSEM), Version ... use of the machine in **LPAR** mode ... and the scheduling parameters for the **partition's processors**. ...
www.bsi.bund.de/zertifiz/zert/reporte/0142.pdf - Similar pages

[PDF] IBM AS/400 Operating System Version 4 Release 4 for e-business ...

File Format: PDF/Adobe Acrobat - View as HTML
... **Complete** solution, including cluster management, provided with AS ... **Processors**, memory, and interactive performance between ... installing and managing **LPAR** on AS ...
www.recursos-as400.com/museu/pdf/v4r4.pdf - Similar pages

[PDF] C7722
File Format: PDF/Adobe Acrobat - View as HTML
... The minimum **partition processor** requirement reduced ... BRMS GUI plug-in) • **LPAR** • System values ... for managing jobs and messages • **Complete** DASD management ...
www.recursos-as400.com/museu/pdf/v5r1.pdf - Similar pages

[PDF] Enterprise Systems Services and Support VM/ESA Release 2 ...
File Format: PDF/Adobe Acrobat - View as HTML
... . 173 **LPAR** Performance . . . . 177 43. Shared **LPAR** CP monitor data summary (percent, rounded to tenths) 180 44. ...
www.vm.ibm.com/perf/docs/vm2perf.pdf - Similar pages

Google ▶
Result Page: 1 2 **Next**

LPAR manual ("partition process | Google Search | Search within results

Dissatisfied with your search results? Help us improve.

Shopping? Try Froogle - Google's product search service.

Shameless Self-Promotion

Google Home - Advertise with Us - Business Solutions - Services & Tools - Jobs, Press, & Help

Searched the web for **LPAR manual ("partition processor" OR "partition processors") (whole OR full OR co**

[PDF] V5R2 Performance Update
File Format: PDF/Adobe Acrobat - View as HTML
... Finally, no system discussion would be **complete** without some ... Logical Storage Unit, FXU = Fixed point (**integer**) Unit, BXU ... to the module, and the **full** L2 onboard ...
www-912.ibm.com/as400/v5r2to/pdfs/j02pfr.pdf - Similar pages

[PDF] SG245314
File Format: PDF/Adobe Acrobat - View as HTML
... Logical Partition Environment The following is a brief explanation of the **LPAR** macro parameters. For more details see the SNAP/SHOT Input Reference **Manual** (S/S ...
www.frc.utn.edu.ar/campus/ibm/pdfs/sg245314.pdf - Similar pages

[PDF] Find out What's Hot!
File Format: PDF/Adobe Acrobat - View as HTML
... business goals, WLM continuously adapts systems resources within an **LPAR** to actual ... parallel, thus reducing the overall elapsed time for the query to **complete**. ...
ranch.state.nd.us/pdf/pdf/e0z1nl02.pdf - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 13 already displayed.
If you like, you can repeat the search with the omitted results included.

Searched the web for **LPAR (increment) ("partition processor" OR "partition processors") (whole OR full Of**

Intelligent Resource Director
... reduce, WLM converts the weight **increment** into an ... intervals Because adjusting logical **partition processor** weights can ... is understood by the **LPAR** cluster members ...
www.research.ibm.com/journal/rd/464/rooney.html - 101k - Cached - Similar pages

[PDF] Intelligent Resource Director
File Format: PDF/Adobe Acrobat - View as HTML
... For a more **complete** description of WLM externals ... **LPAR** CPU management overview IRD **LPAR** CPU management ... dynamic adjustment of logical **partition processor** weights. ...
www.research.ibm.com/journal/rd/464/rooney.pdf - Similar pages

[PDF] Certification Report
File Format: PDF/Adobe Acrobat
... use of the machine in **LPAR** mode ... partition, and the scheduling parameters for the **partition's processors**. ... processors is decreased, an **increment** of dispatchability ...
www.bsi.bund.de/zertifiz/zert/reporte/0142.pdf - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 3 already displayed.
If you like, you can repeat the search with the omitted results included.